Explain the use of large register file in RISC. Also, explain the optimisation of RISC pipelining.

Explain the structure and operation of the micro-programmed control unit with the help of a diagram.

Consider that an instruction pipeline has four stages namely instruction fetch (INFE), Instruction decode and Operand Fetch (IDOF), Instruction Execute (INEX) and stores (STRE) Draw an instruction pipeline diagram showing the execution of five sequential instructions using this pipeline. Explain, what problem may occur, if the 2 instruction is a conditional jump instruction?

Assume that you have a machine, as shown in section 3.2.2 of Block 3 having the set of micro-operations as given in Figure 10 on page 62 of Block 3. Consider that R1 and 2 both are 8-bit registers and contain 01111110 and 11000101 respectively. What will be the values of select inputs, carry-in input, and the result of the operation (including carry-out bit) if the following micro-operations are performed on these register? (For each micro-operation you may assume the initial value of 1 and 2 as given above)

   (i)Increment R2

   (ii) Subtract R2 from Ri

   (iii)  AND of Ri with R2

   ( iv)  Shift left R1

A single-core uniprocesor system has 16 General purpose registers. The machine has RAM of size 1 M manory words. The size of every general-purpose register and manory word is 32 bits. The computer uses fixed-length instructions of size 32 bits cach. An instruction of the machine can have two operands. One of these operands is a direct memory operand and the other is a register operand. An instruction of a machine consists of bits for operation code, bits for memory operand and bits of register operand. The machine has about 64 defierent operation codex. The machine also has special purpose registers, which are other than general purpose registers. Those special purpose registers are Program Counter (PC), Manory Addres Register (MAR), Data Register (DIR) and Flag registers (FR). The first register among the general-purpose registers can be used as Accumulator Register. The size of Integer operands on the machine may be assed to be equal to the size of the accuraator register. To execute instructions, the machine has another special purpose register called Instruction Register (IR) of size 32 bits, as each instruction of this Perform the following tasks for the machine (Make and state suitable assumptions, if any)

(1) Design suitable instruction formats for the machine. Specify the size of different fields that are needed in the instruction format. Also, indicate how many bits of the instructions are unused for this machine. Explain your design of the instruction format. What would be the sine of cach register?

(1) Ilustrate two valid instructions of the machine by drawing a diagram that shows related data in registers and memory. instructions and

(1)Assuming that an instruction is first fitched to the Instruction Register (IR), is memory operandis brought to the Dit register and the result of an operation is stored in the Accumulator register, write and explain the sequence of micro-operations to fetch and execute an addition instruction that adds the contents of a memory operand with the contents of a register operand. The result is stored in the accumulator register. Make and state suitable amptions, if any

Explain the following, giving their uses and advantages/disadvantages, if needed. (Word link for the answer of each part is 50 words ONLY)

(i)   Access time of dis

(ii)CD-ROM

(iii)Classification of Printers

(lv)Scanner

(v)Refresh rates of monitors

(vi) Devices for data backup

Assume that a disk has 128 tracks, with each track having 64 sectors and each sector is of size 1 M Bytes. The cluster size in this system can be assumed to be 2 sectors. A file having the name assignmentmcs012.txt is of size 16 MB. Assume that it is a new disk, and the first 16 clusters are occupied by the Operating System. Rest all the clusters are free. How can this file be allotted space on this disk? Also, show the content of FAT after the space allocation to this file. You may make suitable assumptions.

What is a DMA? What are the advantages of using DMA? Explain the functions of a DMA interface with the help of a block diagram.

What are the different kinds of interrupts? Explain the process of handling an interrupt with the help of a diagram.

A computer has 4 K Word RAM with each memory word of 8 bits. It has cache memory, having 16 blocks, having a size of 16 bits (2 memory words). Show how the main memory address (3AC), will be  mapped to the cache address, if

(i) Direct cache mapping is used

(ii) Associative cache mapping is used

(iii) Two-way set associative cache mapping is used.

You should show the size of the tag, index, main memory block address and offset in your answer.

Refer to the Figure 2(b) on page 8 in Unit 1 of Block 2. Draw the Internal organisation of a 16×2 RAM. Explain all the Input and Output of this organisation. Also, answer the following:

(i) How many data input and data output lines does this RAM need? Explain your answer.

(ii)How many address lines are needed for this RAM? Give reasons in support of your answer.

Explain the functioning of the master-slave flip-flop with the help of a diagram.

(i) Represent (129.5) and (-1.125) in IEEE 754 single-precision and double-precision formats.

Explain the functioning of the RS flip flop with the help of a logic diagram and characteristic table. Also, explain the excitation table of this flip-flop.

Assume that a source data value 1111 was received at a destination as 1011. Show how Hamming's Error-Correcting code bits will be appended to source data to identify and correct the error of one bit at the destination. You may assume that transmission error occurs only in the source data and not the source parity bits.

Explain the functioning of a 2 x 4 decoder with the help of a logic diagram and an example input.

Consider the Adder-Subtractor circuit as shown in Figure 3.15 page 76 of Block 1. What would be the values of various inputs and outputs; viz. C input to each full adder, A, B, A, B, A, B2, A3, B3, So, 31, 32, 33, Carty out bit, anal overflow coalition, if this circuit palus subtraction (A-B), when die value of A is 1010 and B is 1011.

Simplify the following function using K-map: F(A, B, C, D) - 2 (0, 1, 2, 4, 8, 9, 10, 13) Draw the circuit for the resultant function using NAND gates.

Perform the following conversion of numbers:

i) Decimal (345789531)10 to binary and hexadecimal.

ii) Hexadecimal (ABC023DEF) into Octal.

iii) String "MCS-12 Price in $" into UTF 8.

Draw three more diagrams, each showing the state of the machine after execution of every instruction viz. LOAD, ADD and STOR. Show the changes in the values of Registers and memory locations, if any, due to the execution of the instruction. Show all the addresses and values in hexadecimal notations.

Draw a diagram showing the Initial State of the machine with the addresses and content of memory locations in hexadecimal. Show only those address locations of the memory that store the instruction and data. Also, show the content of all the stated registers.